Multi-DSP and -FPGA Based Fully-Digital Control System for Cascaded Multilevel Converters used in FACTS Applications

T. Atalık, Student Member, IEEE, M. Deniz, Student Member, IEEE, E. Koç, C. Ö. Gercçek, Student Member, IEEE, B. Gültekin, Student Member, IEEE, M. Ermiş, Member, IEEE, I. Cadirci, Member, IEEE,

Abstract -- In this paper, a fully-digital controller based on multiple Digital Signal Processor (DSP) and Field Programmable Gate Array (FPGA) Boards has been proposed for parallel-operated Cascaded Multilevel Converters (CMC) used in Flexible AC Transmission System (FACTS) applications. The proposed system is composed of a DSP based master controller in combination with a multiple number of Slave DSP Boards, FPGA Boards, microcontrollers, a Programmable Logic Controller (PLC), an industrial computer and their peripherals in interaction. Intercommunication of these digital controllers is achieved mainly through fiber-optic links, via synchronous serial data link wherever a high-speed, full duplex communication is needed, and via asynchronous serial communication interface wherever relatively slow communication speed is required. The proposed fully-digital control system has been implemented on a sample II-level CMC based 154kV, +/-50 MVAr Transmission type Static Synchronous Compensator (T-STATCOM). Field test results have shown that the proposed fully-digital control system provides good transient response and steady-state characteristics for the overall system including protection and monitoring functions.

Index Terms—Digital Controller, DSP, FPGA, T-STATCOM, Cascaded Multilevel Converter

I. INTRODUCTION

Increasing need for high power converters in power electronics applications, such as Flexible AC Transmission Systems (FACTS), has brought on the development of complex converter configurations, and sophisticated control schemes. High voltage and high power converters employing multilevel converter topologies are being increasingly used in the transmission and distribution systems, where the high number of switching devices and DC link stages make necessary the use of parallel processing techniques in the control loops. This can only be implemented by digital control techniques via advanced Digital Signal Processors (DSP) and Field Programmable Gate Arrays (FPGA) used in combination, for fast calculation and accurate timing of the switching signals of multiple power semiconductors [1]–[14].

The state-of-the-art FPGA technologies and their contribution to industrial control applications have been reviewed in the literature [1] and [2]. Various FPGA based implementations of digital control algorithms for power electronics converters have been presented in [3]–[6]. On the other hand, a DSP-based implementation of a three-phase, four-wire Distribution type Static Synchronous Compensator (D-STATCOM), for voltage regulation and power quality improvement has been described in [7]. A dSPACE DSP, which is a real time control system based on a floating point processor and a slave DSP, has been used to implement the control algorithm of the D-STATCOM equipped with a single, three-leg Voltage Source Converter (VSC) in the laboratory. Furthermore, PC-DSP-based unified control system design for FACTS devices has been described in [8]. Basic operation principles of a Current Source Converter (CSC) based STATCOM with DSP-controlled space vector PWM have been studied in [9], and verified by laboratory tests.

Digital controller platforms for multilevel power electronics converters are typically based on a single high performance DSP and a powerful FPGA [10] and [11]. An integrated solution with a single floating point DSP and an FPGA has been proposed for grid-connected converters applied to distributed power generation systems [12]. The design process in [12] adopts a modular approach, utilizing again a DSP and an FPGA, as verified on a 150 kVA experimental setup. A STATCOM based on the Emitter Turn-Off Thyristor (ETO) has been implemented in the laboratory on a three-level, single H-bridge per phase VSC topology via a single DSP-FPGA based control system [13]. In [14] and [15], the design and implementation of a real-time digital simulator for a VSC based D-STATCOM power system has been presented.

The implementation of digital control systems only for single VSC or CSC based, two-level or multilevel converters have been reported in the literature. In other words, a digital control scheme based on multi-DSP and
-FPGA, and developed for parallel-operated multilevel converters used in FACTS applications has not been reported yet in the literature. In this paper, a fully-digital control system based on multiple DSPs, FPGAs and µcontrollers in interaction has been proposed for more than one parallel-operated Cascaded Multilevel Converters (CMC) used in FACTS applications. The proposed digital controller system has been implemented on a 154kV, ±500MVar Transmission STATCOM (T-STATCOM) system consisting of five CMCs operating in parallel for either reactive power compensation or terminal voltage regulation purposes. The performance of the implemented system has been verified by extensive field tests conducted in the transmission substation where T-STATCOM has been installed.

II. OPERATION PRINCIPLES OF CASCADED MULTILEVEL CONVERTERS IN FACTS APPLICATIONS

A Cascaded Multilevel Converter (CMC) based Transmission type Static Synchronous Compensator (T-STATCOM) as a Flexible AC Transmission System (FACTS) device can be operated in one or more than one of the following modes connected to the transmission system:

a) Reactive Power Compensation,
b) Terminal Voltage Regulation,
c) Power System Stability Improvement such as Inter-area Oscillation Damping.

This paper deals only with modes defined in (a) and (b).

Fig. 1 shows m number of parallel operated CMCs. They are connected to the High Voltage (HV) or Extra High Voltage (EHV) bus of the Transmission System via a Medium Voltage (MV) to HV or EHV coupling transformer. To suppress high frequency harmonic components of the CMC’s output voltage waveform and to maintain a good current sharing among paralleled CMCs, each CMC is connected to the MV side of the coupling transformer through a series filtering reactor. Before putting the system into service, DC link capacitors of CMCs are charged in a pre-programmed manner by the pre-charge resistor in Fig. 1.

In a star connected CMC, n number of H-bridges are connected in series in each phase as shown in Fig. 2. n seriesly connected H-bridges give \( l = 2n+1 \) steps in line-to-neutral voltage waveforms and \( l = 4n+1 \) steps in line-to-line voltage waveforms, where \( l \) is the number of levels from positive peak to negative peak of the waveform under consideration. The voltage and current waveforms on the supply side, at the AC side of the CMC and at its DC side are marked on the schematic diagram of the T-STATCOM in Fig. 3. The series reactor \( (X_e) \) between the supply and the CMC is a combination of series filter reactor \( (X_p) \) and the leakage reactance of the coupling transformer \( (X_m) \).

A. Active and Reactive Power Control

Active and reactive powers flowing to the CMC are approximated respectively by (1) and (2) as proven in [16].

\[
P = (V_e'V_c / X_e)\delta \quad (1)
\]

\[
Q_e = V_e'\left( V_e' - V_c \right) / X_e \quad (2)
\]

where,
Phase angle \( \theta \) is illustrated in Fig. 5 in exaggerated different peak values for their fundamental components. Components are given in Fig. 4.

V_{1c} = Fundamental voltage component at Point of Common Coupling (PCC) referred to CMC side
V_c = Fundamental component of the CMC AC voltage
X_c = Total series reactance including leakage reactance of the coupling transformer referred to CMC side and equivalent reactance of input filter reactors
\(\delta\) = Power angle between \( V_c \) and \( \vec{V}_c \)
P, Q = Active and reactive power inputs to CMC

Sample waveforms for line-to-neutral supply voltage, CMCs 11-level AC voltage and their fundamental components are as given in Fig. 4.

The two CMC voltages in Fig. 4, one for capacitive operation and the other for inductive operation have different peak values for their fundamental components although the peaks of the staircase voltages are the same. The amplitude of the fundamental component is adjusted by Pulse Width Modulation (PWM) technique. This is because \( V_c \) should be smaller than \( V_{1c} \) for inductive operation of CMC while \( V_c \) should be greater than \( V_{1c} \) for capacitive operation as can be understood from (2). Furthermore, \( V_c \) and \( V_{1c} \) waveforms should be in the same phase for a lossless CMC. However, in practice the CMC losses should be supplied from the source by allowing the required amount of active power flow to the CMC. Active power flow is directly proportional to power angle \( \delta \) in (1).

Since CMC losses are very low in comparison with its MVAR rating, \( \delta \) gets quite a low value during operation in the steady state, that is, \( \delta \) is lower than 1°. Load angle \( \delta \) and phase-angle \( \theta \) are illustrated in Fig. 5 in an exaggerated manner. \( \theta \) is magnitude-wise less than 90 degrees in the steady-state, but very close to either +90 degrees or -90 degrees depending upon the operation mode of the T-STATCOM, respectively capacitive or inductive. As can be understood from Fig. 5, \( V_c \) should lag behind \( V_{1c} \), that is, \( \delta \) is always positive for operation in the steady-state.

B. Waveform Synthesizing

The three phase voltage waveforms created by each CMC will be approximated to pure sine waves at supply frequency by superimposing \( n \) rectangular waves as illustrated in Fig. 6 where, \( n \) is the number of H-bridges connected in series in each phase. The voltage waveform in Fig. 6 has odd quarter symmetry. Each rectangular wave can be produced by any one of the \( n \) number of H-bridges. The widths of these rectangular pulses are determined by the frequencies of low order harmonics to be eliminated and the magnitude of the fundamental component of the voltage required for reactive power to be generated by the T-STATCOM not only for the Reactive Power Compensation mode, but also for the Terminal Voltage Regulation mode.

Harmonic elimination in three phase AC voltage waveforms is achieved according to Selective Harmonic Elimination Method (SHEM) [17]–[19]. \( n \) number of H-
bridges in each phase provides us \( n \) number of freedom. One of them is allocated for the fundamental component, while the remaining \( n-1 \) for the low order harmonics to be eliminated. As an example, 5\(^{th}\), 7\(^{th}\), 11\(^{th}\) and 13\(^{th}\) low order harmonics can be eliminated for \( n=5 \). Although line-to-neutral voltage waveform has 3\(^{rd}\) harmonic voltage component and its integer multiples, these harmonics will not be present in the line-to-line voltage waveforms when CMC performs balanced-voltage operation. A similar conclusion can be drawn also for even harmonics in the steady state owing to odd quarter symmetry.

The optimum angles \( \theta_1, \theta_2, \ldots, \theta_m \) in Fig. 6 are calculated off-line by using a hybrid algorithm. The hybrid algorithm is a combination of the genetic algorithm [20] and [21] and the gradient based method. These calculations are repeated several times for different modulation indices, \( M \) and then stored in a look-up table as described in [16].

The magnitude of the CMC fundamental output voltage can be controlled by adjusting modulation index, \( M \), as given in (3).

\[
M = \frac{V_c^*}{V_{c_{\text{max}}}} \quad (3)
\]

where, \( V_{c_{\text{max}}} = (\sqrt{3}/2)(4/\pi)V_d^* \), \( V_c^* \) is the set value of fundamental line-to-line rms output voltage of each CMC, \( V_{c_{\text{max}}} \) denotes the maximum value of fundamental line-to-line rms voltage that can be produced by one of the HBs in any CMC and \( V_d \) is the total mean DC link voltages of each phase of CMC [16].

Maximum and minimum values of \( M \) are dictated by rated \( Q \), \( V_d \) and \( X_c \) in (2) for the design value of \( V_{d_{c}} \). It is worth to note that maximum value of \( M \) corresponds to rated \( Q \) in capacitive mode while minimum value of \( M \) to rated \( Q \) in inductive mode. The resolution of \( Q \) control depends on the number of steps between maximum and minimum values of \( M \). As can be understood from (2), the number of steps in the stepwise adjustment of \( M \) is directly proportional to \( X_c \) for a pre-specified resolution in \( Q \) control.

When one or more than one CMC/s is/are disconnected from the FACTS device having \( m \) parallel CMCs, maximum and minimum values of \( M \) will be changed. This is because; equivalent series reactance \( X_c \) in Fig. 3 depends upon the number of parallel CMCs in service. This will also affect the optimum values of PI controllers’ parameters for the Reactive Power Compensation and the Terminal Voltage Regulation modes.

<table>
<thead>
<tr>
<th>Table I</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum and Minimum Values of ( M ), and PI Parameters</td>
</tr>
<tr>
<td>Number of active CMCs, ( m' )</td>
</tr>
<tr>
<td>---</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>5</td>
</tr>
</tbody>
</table>

As an example, for the T-STATCOM system with \( n=m=5 \), minimum and maximum values of \( M \), together with PI controller parameters \((K_p \text{ and } K_i)\) for Reactive Power Compensation mode as a function of the number of active CMCs, \( m' \) (out of \( m \) number of parallel CMCs) are as given in Table I.

C. Equalization of DC Link Capacitor Voltages

The major drawback of multilevel converters is the voltage equalization problem of DC link capacitors [16]–[29]. The mean value of total DC link voltage of each CMC, \( V_{d_c} \), is given by (4) in terms of supply voltage at PCC referred to the CMC side.

\[
V_{d_c} = (\pi/2\sqrt{3})V_d'
\]

where, \( V_d' \) is the rms line-to-line voltage at PCC.

Since each CMC is composed of \( n \) number of HBs in each phase, mean DC link voltage of each HB, \( V_d \) is given by (5).

\[
V_d = V_{d_c}/n
\]

\( V_{d} \) is kept constant by \( P \) control as given in (1) at its design value, however \( V_{d_c} \) is to be kept nearly constant at the value given by (5) by a proper voltage equalization method. Conventional Selective Swapping (CSS) [23]–[24] or Modified Selective Swapping (MSS) [16] methods can be used for this purpose. The fully-digital control system described in this paper permits the implementation of both CSS and MSS methods.

In order to be able to apply selective swapping method, charging/discharging states and instantaneous voltages of DC link capacitors should be continuously monitored by the control system. If the current into converter and the voltage are both positive or negative, the input power to the HB converter is positive and hence the associated DC link capacitor is going to be charged. On the other hand, if one of these quantities is positive while the other is negative, the input power to HB is negative and hence the associated DC link capacitor is going to be discharged [16]. Thus, in order to determine which HB/s are going to be interchanged at each level change in CSS method and at each pre-specified time period in MSS method, the values of individual instantaneous DC link capacitor voltages, polarity of the voltage and direction of the current should be measured by the control system. Charging, discharging and by-pass states of a typical DC link capacitor are as illustrated in Fig. 7.

If the selective swapping algorithm or any other method such as those in [19], [21] were not employed in the operation of each CMC, the effective switching frequency (the number of turn-on in 1 sec.) would be kept at an absolute minimum of supply frequency (50Hz) at the expense of drastic peak-to-peak voltage fluctuations around design value of \( V_d \). This may result in a failure in either power semiconductors or DC link capacitors in a short time period.

The performance of fully-digital control system in the implementation of MSS method will be illustrated in
principles of CMC in FACTS applications, possible control below: bridges in each CMC phase, one of the following parallel operated CMCs and number of cascaded HR III. the paper. control system topology will be described in Section III of the paper. The objectives and major functions of the digital control system in view of the operation principles of CMC in FACTS applications, possible control system topologies, and detailed description of the chosen control system topology will be described in Section III of the paper.

III. DIGITAL IMPLEMENTATION OF CONTROL SYSTEM

Cascaded multilevel converters used in FACTS applications are being custom designed systems to meet the needs of the power system to which they are connected. They should be kept in service continuously with minimum number of failures and hence, interruptions during their economic life. Furthermore, to meet the varying requirements of the power system in the moderate and long terms, flexibility and modularity should also be taken into account in their design. Therefore, the objectives in the design of the control system are set out as follows:

- Improved reliability,
- Redundancy,
- Ease in implementation, and
- EMI immunity.

The major functions of the control system are as given below:

1. Waveform synthesizing,
2. Closed-loop control,
3. Protection,
4. Built-in monitoring, and
5. Remote monitoring and control.

For a FACTS device which is composed of m number of parallel operated CMCs and n number of cascaded H-bridges in each CMC phase, one of the following topologies may be considered in the design and implementation of its digital control system.

1) A single central control system may be used. A powerful and advanced Field Programmable Gate Array (FPGA) Board can be used for relatively low number of n and m. The major drawbacks of this control system topology are i) lower reliability, ii) lack of redundancy and flexibility and iii) complexity of the embedded software. Therefore, this option is avoided in the design and implementation of a control system for a sample FACTS application.

2) A Digital Signal Processor (DSP) based central controller may be used in combination with m number of FPGA Boards. The central controller needs a powerful and advanced DSP chip. The FPGA Board for each CMC should be equipped with Analog-to-Digital Converter (ADC) chips in order to be able to protect power semiconductors and DC link capacitors of each CMC. This design approach avoids the major drawback of the control system topology given above.

3) A DSP based master controller may be used in combination with m number of pairs of FPGA and Slave DSP Boards. This topology eliminates the need for several numbers of ADC chips since DSP chips have their own internal ADCs. Since it is more difficult to develop embedded software on an FPGA platform than the equivalent DSP Board, some proper parts of the FPGA software in the above topology are developed on the Slave DSPs. Thereby, this control system topology provides ease and time saving in the development of the overall control system software in comparison with the second control system topology.

In summary, only the 2nd and 3rd control system topologies are found to be viable solutions for the digital control system of a cascaded multilevel converter used in FACTS applications. Their hardware costs are nearly the same, but much lower than 1% of the overall system cost. However, research and development costs of the associated software are considerable in the overall system cost. If in the 2nd topology, each FPGA were programmed according to usual use of FPGA ICs, then software development cost would be at least several tens of times higher than that of the 3rd topology. In order to reduce it, a DSP core can be embedded inside each FPGA IC to serve functions of slave DSP chips in the 3rd topology. In spite of this countermeasure against very high development cost, the software development for the 2nd topology is still much more complex and a time consuming task in comparison with that of the 3rd topology. Therefore, in the sample FACTS application, 3rd control system topology is preferred. Its block diagram representation is given in Fig. 8.

A. Control System Architecture

In the sample FACTS application the number of paralleled CMCs is five (m=5) and the number of series connected H-bridges in each phase of the CMC is also five (n=5). This system can control the reactive power produced in the range from +50MVar to -50MVar in a continuous...
Fig. 8. Block diagram representation of Multi-DSP and FPGA based fully digital control system for Cascaded Multilevel Converters.
manner. This system creates 11-level (l=11) line-to-neutral voltage waveform and 21-level line-to-line voltage waveform at 10.5kV line-to-line, 50Hz.

Technical specifications and the type numbers of Integrated Circuit (IC) boards which are used in the sample FACTS application are given in Table II. If the number of series HBs in each phase of a CMC is greater than six (n>6) either a more advanced version of FPGA Board in Table II or three of the same FPGA, one for each phase of each CMC, are to be used. On the other hand, if more than five CMCs (m > 5) are going to be operated in parallel in the same FACTS device, a Master DSP Expansion Board can be used between the Master DSP and Slave DSPs in Fig. 8 and also the Communication Interface Board is to be improved.

B. Communication System

Major components of the control system in Fig. 8 inter-communicate mainly through fiber optic cables for EMC. The electrical isolation between the control system and m number of CMCs is also achieved by fiber optics. On the other hand, external sub-systems such as conventional protection relays, Circuit-Breakers (CBs), battery monitoring unit etc., PLC and industrial computer need copper wire based communication bus and digital I/O bus. Fiber optic communication buses, fiber optic digital I/O buses, copper wire based communication buses and copper wire based digital I/O buses are marked respectively by red, blue, brown and green colored lines in Fig. 8.

Digital communication rate is largely determined by the needs of the application. In the sample system, all necessary calculations are completed within 40 μs time period. These 17 word data including modulation indices, phase angles, line current directions, DC link capacitor reference voltage, PI coefficients and check-sum words should be sent to FPGA Boards by the Slave DSP Boards as quickly as possible such as in 20 μs time period. This leads to a time delay of 40μs+20μs=60μs in control action. However, the communication speed between Slave DSP Board and FPGA Board is limited by the baud rate of the chosen DSP Board which is 10 Mbits/s.

To be on the safe side, the baud rate is chosen to be 9.375 Mbit/s which is 1/16 of the DSP clock frequency (150MHz). This choice is consistent with the communication limit of the chosen fiber optic receiver (HFBR-2528) and the transmitter (HFBR-1528). This choice gives 29 μs + 40 μs time delay in control action which is found to be quite satisfactory in the field tests.

The communication need between Master DSP and PLC is much slower than the one between Slave DSP and FPGA Boards. The chosen communication speeds for the sample application are as marked on Fig. 8. Synchronous Serial Data Link, which is named SPI (Serial Peripheral Interface) has been chosen wherever a high-speed, full-duplex communication is needed between the two devices. However, 210 ns maximum propagation delay in the fiber optic links of the sample application causes communication error at the input of the slave device. To compensate for this error, SPI communication has been applied in two half-duplex links between the Slave DSP and FPGA pairs in Fig. 8. Since, the amount of data that will be transmitted from 3xn HBs (DC link capacitor voltages, heatsink temperatures, pressure valve status of DC link capacitors, and operation status of discharge circuits) to the associated FPGA Board in each CMC is low and hence the required communication speed is relatively slow, half-duplex asynchronous type Serial Communication Interface (SCI) has been used between DC_VM Boards and the associated FPGA Board as marked on Fig. 8.

Owing to similar reasons, SCI communication bus has also been preferred between Master DSP Board and m-number of Slave DSP Boards, but in full-duplex form.

C. Master DSP Board

The Master DSP Board contains two DSP chips: one for the major control functions and serial communication with PLC and two Slave DSP Boards, while the other for under/over frequency protection and communication with three remaining Slave DSP Boards. The number of DSP chips can be increased by one for every additional three CMCs. The major functions of the Master DSP Board are as described below:

1. Upon the receipt of start command from the PLC or remote start command via the industrial computer, Master DSP Board sends a command to Slave DSP Boards to start the first phase of the DC link capacitors pre-charge period. In this pre-charge phase, DC link capacitors of HBs are charged in a controlled manner to a peak voltage of \(\sqrt{2}V_c/\sqrt{3n}\) via the pre-charge resistor in Fig. 1 and the anti parallel diodes of IGBTs. After the receipt of signals sent by Slave DSP Boards and showing the successful completion of the first pre-charge phase, Master DSP sends a signal to all Slave DSPs to initiate second phase of pre-charge period. This is because DC link capacitor voltages

<table>
<thead>
<tr>
<th>Name of the IC board</th>
<th>Number of the boards</th>
<th>Number of Controller ICs on each board</th>
<th>Type number</th>
<th>Technical specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Master DSP Board</td>
<td>1</td>
<td>2</td>
<td>Texas Instruments TMS320F28335</td>
<td>150 MHz, 32 bit, Floating Point DSP</td>
</tr>
<tr>
<td>Slave DSP Board</td>
<td>m</td>
<td>2</td>
<td>Texas Instruments TMS320F28335</td>
<td>150 MHz, 32 bit, Floating Point DSP</td>
</tr>
<tr>
<td>FPGA Board</td>
<td>m</td>
<td>1</td>
<td>Xilinx Spartan 3 XC51000</td>
<td>3 MHz CPU, 24 KB RAM</td>
</tr>
<tr>
<td>μController in DC_VM</td>
<td>3xn+m</td>
<td>1</td>
<td>Cypress PSoC CY8C27443</td>
<td></td>
</tr>
<tr>
<td>PLC</td>
<td>1</td>
<td>-</td>
<td>Siemens S7226</td>
<td></td>
</tr>
<tr>
<td>Communication Interface Unit</td>
<td>1</td>
<td>-</td>
<td>Custom Design</td>
<td></td>
</tr>
<tr>
<td>Digital Interface Unit</td>
<td>1</td>
<td>-</td>
<td>Custom Design</td>
<td></td>
</tr>
<tr>
<td>Industrial Computer</td>
<td>1</td>
<td>-</td>
<td>Advantech Uno 3072</td>
<td>Celeron M 1GHz CPU, 1GB RAM</td>
</tr>
</tbody>
</table>
obtained in the first phase are lower than the reference value of capacitor voltages for normal operation in the steady state ($V_{Cref}=1900V$ for the sample application). DC link capacitors will then be charged to their reference value in groups sequentially through switching of the IGBTs by the cooperative operation of Slave DSP and FPGA Boards. After the successful completion of the second pre-charge phase, Master DSP sends a command to PLC to bypass the pre-charge resistor.

2. Operation mode of the FACTS device is set by the operator and kept active by the Master DSP Board. These modes are i. Reactive Power Compensation and ii. Terminal Voltage Regulation. In the case of mode-i, set value of the reactive power, $Q_{ref}$ that will be generated by the FACTS device is calculated by the Master DSP from the sampled data (25 kS/s per channel) of the line-to-neutral voltages at PCC ($v_{AN}$, $v_{BN}$, $v_{CN}$), supply side line currents ($i_{A}$, $i_{B}$, $i_{C}$), and line currents of FACTS device ($i_{A}^*$, $i_{B}^*$, $i_{C}^*$) as shown in Fig. 9. Reactive power consumption of the load side, $Q_{load}$ is calculated from (6) by the Master DSP.

$$Q_{load} = Q_z - Q_c$$

where, $Q_z$ and $Q_c$ are the reactive powers on the supply and FACTS device sides, respectively.

Since $Q_{ref} = Q_{load}$ for unity power factor (pf) operation, then the Master DSP Board calculates modulation indices for m number of parallel operated CMCs ($m_1, m_2, ..., m_m$) by using the digitally implemented proportional-integral (PI) controller in Fig. 10. These modulation index values are then sent to Slave DSP Boards.

If there are more than two feeders at the bus to which the T-STATCOM is connected, the definition of load side becomes a critical issue in the design. This makes necessary separation of feeders by simultaneous reactive power measurements into two groups having inductive power factors and capacitive power factors at any pre-specified short time period. $Q_{load}$ in (6) should therefore be taken as the sum of either inductive reactive power demands or capacitive reactive power demands of the group of feeders in any pre-specified time period. This will be determined by the Master DSP Board, and subject to change from one period to the next period. However, this was not the case for the sample application. Source and load sides were fixed in view of the active power flow.

However in Terminal Voltage Regulation mode (mode-ii) the Master DSP Board calculates modulation index values to bring the voltage at PCC ($V_{PCC}$) to its reference value ($V_{ref}$) set by the operator. Terminal Voltage Regulation mode requires a new set of PI controller parameters ($K_p$ and $K_i$) in Fig. 10. Since the T-STATCOM is a nearly-symmetrical VAr generating device, in the system sizing study the T-STATCOM may be combined with conventional circuit-breaker switched shunt-capacitor banks and/or shunt-reactor banks.

This would allow an increase in not only the terminal voltage regulation capability, but also the reactive power compensation capability of the T-STATCOM. The Master DSP Board would determine which conventional shunt device is to be connected to or disconnected from the busbar at any time in addition to the control of T-STATCOM. It is worth to note that the number of switchings for the conventional shunt devices cannot be more than a few times per day.

3. The Master DSP Board also continuously refreshes the number of active CMCs, $m'$ out of $m$-number of installed CMC units. The modulation index values that will be sent to Slave DSP Boards of active CMCs will then be automatically updated by the controller in Fig. 10 implemented on the Master DSP Board. Maximum and minimum values of $M$ as a function of $m'$ are stored in the program memory of the Master DSP Board which were already described in Section II, Table I.

![Diagram showing Generation of $Q_{ref}$ and $Q_c$ by Master DSP Board](image1)

![Diagram showing View of Master DSP Board](image2)

**Fig. 9. Master DSP Board**
4. The Master DSP Board also carries out some protective actions on both FACTS device and CMC unit bases in an interactive manner together with PLC, Slave DSPs and FPGA. These functions will be described later in this section.

5. Upon the receipt of a stop command from the operator, the Master DSP Board communicates with FPGA via Slave DSPs to turn off IGBTs. The FACTS device then stays in the stand-by mode. If a stop signal arising from a fault or a component failure is received from PLC or Slave DSP Boards, the Master DSP Board sends a command to the PLC to open the main CB of the FACTS device. The Master DSP Board does not open the main CB in the case where the fault in one of the CMC units is successfully cleared by opening only the CB of the faulty CMC according to the decision made by the associated Slave DSP Board. For permanent faults and inspection maintenance purposes, the DC link capacitors are discharged by the chopper circuit on DC_PD Boards in Fig. 8 under the control of FPGA Boards. The Master DSP Board receives the discharge command from the PLC and sends it to FPGA Boards via the Slave DSP Boards.

6. Master DSP Board continuously checks the validity of fiber optic links connected to the PLC and the Slave DSP Boards.

D. Slave DSP Board

Each Slave DSP Board contains two DSP Chips: one for the control purposes whilst the other for protection purposes. The major functions of the Slave DSP Board are as described below:

1. Since each CMC should be synchronized with the supply voltage at PCC during its operation, the necessary Phase-Locked Loop (PLL) signal is generated individually by each Slave DSP Board. The option of a single PLL signal that will be generated by the Master DSP is eliminated in order to avoid the undesirable delay in the communication between Master and Slave DSPs. Each Slave DSP Board generates three PLL signals one for each line-to-neutral voltage. Fig. 11 shows the block diagram representation of the digital PLL implementation. To approximate the performance of the digital implementation to that of an equivalent analog PLL circuit, the supply voltage waveform has been continuously sampled at a rate of 25 kS/s and the sine table in Fig. 11 is composed of 2048×1 array over one complete cycle.

2. In order to equalize DC link capacitor voltages, selective swapping algorithm can be used as explained in Sub-section II-C. This makes necessary the determination of the direction of the CMC line currents. For this purpose, Slave DSP Boards sample the corresponding line current waveforms at a rate of 25 kS/s, calibrate the associated AC signal and make decision whether the current is greater than zero at each sampling instant. Each Slave DSP Board then sends a pulse train (1 for positive and 0 for negative current values) via SPI communication link to the associated FPGA Board.

3. Each Slave DSP Board computes active and reactive powers, P and Q and rms values of AC quantities, V and I for the associated CMC and sends these signals to the industrial computer in Fig. 8 for monitoring purposes.

4. According to the calculated 20 ms and 1 s averaged rms values of V, the Slave DSP Board carries out over/under voltage and unbalanced protection functions for its CMC unit. However the overcurrent protection is carried out on the basis of both the instantaneous and rms values of CMC line currents. The Slave DSP Board is also equipped with an analog overcurrent protection circuit for further reliability. If digital over/under voltage or unbalance protection algorithm detects a signal exceeding the pre-specified limits, an alarm signal will be generated and sent to Master DSP.

This signal is also sent to FPGA to turn off IGBTs. On the other hand, if the digital overcurrent algorithm detects a signal exceeding pre-specified limits, a trip signal will be generated and sent to both Master DSP and the associated FPGA. The Master DSP will then send a trip signal to the CB of the associated CMC via the PLC while the FPGA Board turns off the IGBTs of the related CMC.

5. Each Slave DSP Board continuously checks the validity of fiber optic links connected to the associated FPGA Board and the Master DSP.

![Fig. 11. PLL Generation by Slave DSP](image-url)
E. FPGA Board

Each FPGA Board is composed of an FPGA chip, a multiplexer circuit, fiber optic transmitters/receivers and other peripheral devices. The major functions of a FPGA Board can be summarized as follows:

1. CMC losses are compensated by allowing active power flow from the supply to the FACTS device. Active power flow is controlled by load angle $\delta$ in Fig. 5 (Subsection II-A). To control the value of $\delta$, FPGA Board first compares total DC link voltage $V_{dc}$ of each CMC with its reference value, then processes the error signal with a PI controller as shown in Fig. 12. This means that, the AC voltage waveform $v_C$ synthesized by the FPGA should be shifted by $\delta$ with respect to supply voltage $v_s$ at PCC. Therefore, the PLL signal sent by the related Slave DSP Board should be shifted by angle $\delta$ during the implementation of the active power control by the FPGA Board. To improve the waveform synthesizing task, the discrete PLL signal is approximated to a continuous signal by applying linear interpolation technique.

2. Since $n-1$ number of low-order harmonics can be eliminated by $n$ number of optimum angles $\theta_1, \theta_2, \ldots, \theta_n$ in Fig. 6 in Sub-section II-B according to SHEM, these angles are calculated off-line by using a hybrid algorithm as a function of $M$ and then stored in the memory of the FPGA in a look-up table (204×$n$ matrix or $n$ number of 204×1 vectors). A part of the look-up table for the sample application is as given Appendix. The FPGA Board extracts optimum angles from the look-up table one time for each 40$\mu$s period by using the modulation index sent by the associated Slave DSP and implement them by using the shifted PLL signal.

3. The DC link capacitor voltages should be equalized by using selective swapping method during the operation of the CMC. This will be achieved by the FPGA Board by using current direction signal (1/0) sent by the associated Slave DSP Board, and the individual instantaneous DC link capacitor voltages $v_{d1}, v_{d2}, \ldots, v_{dn}$ as shown in Fig. 12-a. For this purpose, FPGA Board also determines the voltage level from $-n$ to $+n$ in Fig. 6 by using shifted PLL signal whenever a selective swapping is needed. DC link capacitor voltages are measured, converted to digital signals and then sent to FPGA Board via SCI communication link by the DC_VM Boards in Fig. 8.

4. Upon the request of the Master DSP Board via the Slave DSP, the FPGA Board creates the necessary turn-on and turn-off signals for IGBTs to charge the DC link capacitors successfully both in the first and the second phases of the pre-charging period. FPGA also monitors DC link capacitor voltages and informs the Slave DSP and hence the Master DSP about the termination of both phases of the pre-charging period.

5. Upon the request of the PLC via Master and Slave DSP Boards, FPGA sends a command to DC_PD Boards in Fig. 8 to discharge DC link capacitors in a controlled manner. FPGA also informs the PLC via Slave and Master DSP Boards of the completeness of the discharge process. Each DC_PD Board is composed of power stage of a chopper circuit supplying controlled power to an external discharge resistor and an analog protection circuit. DC_PD Board receives controlled duty ratio signals from FPGA in order to keep the power dissipation of the discharge resistor constant during the discharge period.

6. FPGA Board also carries out some protection functions such as short circuit of IGBTs, over temperature, over voltage protections, and etc., as will be described later in this section.

7. Validity check of fiber optic links connected to DC_VM / DC_PD Boards, and IGBT gate drivers in Fig. 8 is achieved by the associated FPGA Board. FPGA Board also checks the validity of the fiber optic links to the associated Slave DSP Board.
F. Programmable Logic Controller

The Programmable Logic Controller (PLC) in Fig. 8 achieves control actions according to the signals received from Master DSP Board and external sub-systems via digital/analog I/Os and data acquisition and state monitoring actions received from the same system elements via serial communication channels. The major operational features of the PLC are as described below:

1. The PLC carries out data acquisition, state monitoring and fault diagnosis actions according to the signals taken from the Master DSP Board and external sub-systems.

2. The operation state of the FACTS device (on/off operation of circuit-breakers and the load-break switch) is commanded by the PLC according not only to the protection signals received from the de-ionized water cooling system but also to on/off or protective signals received from other system elements.

3. The PLC carries out closed-loop, stepwise control of interior temperature of CMCs’ container by sending on/off signals to air ventilation fans.

4. Remote control signals are actuated by the PLC.

5. Some of the fault/failure signals are received from other control system elements and then classified by the PLC for the activation of automatic re-closing system. The de-ionized water cooling system is therefore turned on by the PLC before re-closing action of the main CB to provide cooling service for power semiconductors. The classified and unclassified fault/failure data are also sent to the industrial computer in Fig. 8 for monitoring purpose.

G. Remote Control and Monitoring

The remote control and monitoring system is composed of an industrial computer, ADSL/GPRS/3G modem, digital power meters and wireless access points if necessary. The industrial computer is used not only for local but also for remote visual monitoring purpose. Two different custom design applications are running on the industrial computer and are utilizing a common database. These are bi-directional communication software and Human Machine Interface (HMI) software.

The communication software collects the data received from the control system and external sub-system at a rate of one second and logs in the database. Whenever the HMI software changes some values of a table in the database, the updated data are sent to the required control system element/s or external sub-system/s by the communication software.

The HMI software visualizes the data arrays on an LCD screen upon the request of the system operator. Nine main screens, five sub-screens for each CMC and seven sub-screens for the alarms are found to be quite satisfactory for local/remote monitoring of all parts of the sample FACTS device. A sample screen as shown in Fig. 13.

The system operator can create on/off signals and change the settings of the control system via the HMI software. The communication between the FACTS device and the remote control and monitoring computer can be achieved through a Virtual Private Network (VPN) for secure remote connection.

![Fig. 13. A sample screen from the HMI software which shows the single line diagram of the sample FACTS device](image)
H. Protection Functions

The overall system (FACTS device) and individual CMCs should be equipped with their own protection facilities. The protection functions are implemented in a redundant manner by employing both conventional relaying and custom designed facilities. It is clear that custom designed protection facilities pre-programmed on DSPs, FPGAs, and PLC respond against faults and failures more rapidly than conventional protection relays. Some faults or failures are detected directly or indirectly by more than one digital controller and the controller responds to clear the fault according to the “first observe first act” principle.

Types of faults, protection circuits and their action are given in Table III for different variables such as AC and DC currents and voltages, frequency, temperature, etc. In general, protection of the overall system components are held by conventional relays while external sub-systems and their components by the PLC. The most critical protection functions for CMCs and HBs which need rapid response are carried out by DSPs and FPGAs.

Table III
<table>
<thead>
<tr>
<th>Type of Protection</th>
<th>Type of Fault</th>
<th>Protection Circuit</th>
<th>Protection Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current</td>
<td>Overcurrent / Overload (for FACTS)</td>
<td>Conventional Relays</td>
<td>Tripping Main and/or CMC CBs</td>
</tr>
<tr>
<td></td>
<td>Overcurrent / Overload (for CMCs)</td>
<td>Conventional Relays and Slave DSPs</td>
<td>Blocking triggering signals and then tripping CMC CB</td>
</tr>
<tr>
<td></td>
<td>Rapid rise of DC components of line currents or instantaneous current or RMS current over threshold values</td>
<td>Slave DSPs</td>
<td>Blocking triggering signals and then tripping CMC CB</td>
</tr>
<tr>
<td>Voltage</td>
<td>Overvoltage / Undervoltage (AC)</td>
<td>Conventional Relays and Slave DSPs</td>
<td>Blocking triggering signals and then tripping Main CB</td>
</tr>
<tr>
<td></td>
<td>Overvoltage / Undervoltage (DC)</td>
<td>FPGAs</td>
<td>Blocking triggering signals and then tripping CMC CB</td>
</tr>
<tr>
<td>Supply Frequency</td>
<td>Over frequency / Under frequency</td>
<td>Conventional Relays and Master DSP</td>
<td>Blocking triggering signals and then tripping Main CB</td>
</tr>
<tr>
<td></td>
<td>Unexpected Value of PLL slope</td>
<td>FPGAs</td>
<td>Blocking triggering signals and then tripping CMC CB</td>
</tr>
<tr>
<td>Unbalance</td>
<td>Voltage Unbalance (AC)</td>
<td>Conventional Relays and Master DSP</td>
<td>Blocking triggering signals and then tripping Main CB</td>
</tr>
<tr>
<td></td>
<td>Voltage Unbalance (DC)</td>
<td>FPGAs</td>
<td>Blocking triggering signals and then tripping CMC CB</td>
</tr>
<tr>
<td>Device</td>
<td>IGBT Short-Circuit</td>
<td>FPGAs</td>
<td>Blocking triggering signals and then tripping CMC CB</td>
</tr>
<tr>
<td></td>
<td>Overpressure in DC link Capacitor Cases</td>
<td>FPGAs</td>
<td>Blocking triggering signals and then tripping CMC CB</td>
</tr>
<tr>
<td></td>
<td>Faulty Discharge Circuit</td>
<td>FPGAs</td>
<td>Blocking triggering signals and then tripping CMC CB</td>
</tr>
<tr>
<td>Temperature</td>
<td>Heatsink Overtemperature</td>
<td>PLC</td>
<td>Blocking triggering signals and then tripping Main CB</td>
</tr>
<tr>
<td></td>
<td>Indoor Overtemperature</td>
<td>PLC</td>
<td>Blocking triggering signals and then tripping Main CB</td>
</tr>
<tr>
<td>De-ionized Water</td>
<td>Over/Under Pump Pressure</td>
<td>PLC</td>
<td>Blocking triggering signals and then tripping Main CB</td>
</tr>
<tr>
<td>Cooling System</td>
<td>Water Overtemperature</td>
<td>PLC</td>
<td>Blocking triggering signals and then tripping Main CB</td>
</tr>
<tr>
<td></td>
<td>Water Conductivity</td>
<td>PLC</td>
<td>Blocking triggering signals and then tripping Main CB</td>
</tr>
<tr>
<td></td>
<td>Low Flow Rate</td>
<td>PLC</td>
<td>Blocking triggering signals and then tripping Main CB</td>
</tr>
<tr>
<td>Fire Protection</td>
<td>Smoke</td>
<td>PLC</td>
<td>Blocking triggering signals and then tripping Main CB</td>
</tr>
</tbody>
</table>

IV. Field Performance of Sample FACTS Application

The performance of fully-digital control system described in Section III is tested in the field on a sample T-STATCOM System (m=n=5). Fig. 2-d in [16] shows the general view of 10.5kV CMC based 154kV, ±50MVAr T-STATCOM System. It is connected to 154kV PCC via 50/62.5 MVA, 10.5/154kV step-up coupling transformer. The voltage and current waveforms at PCC and AC side of CMCs are given in Fig. 14 while the T-STATCOM is generating ±50MVAr at PCC (nearly ±40MVAr/±60MVAr on the converter side). These waveforms have shown the success of digital implementation of the control system as well as the Q and P control, waveform synthesizing, SHEM, Selective Swapping and PLL techniques employed in the design and implementation of the overall system.
TABLE IV
CROSS-CHECK MECHANISMS

<table>
<thead>
<tr>
<th>Control and Protection Units in Interaction</th>
<th>Communication Method and Direction</th>
<th>Interval</th>
<th>Actions by Unit 1</th>
<th>Actions by Unit 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unit 1</td>
<td>Unit 2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Master DSP/C</td>
<td>Master DSP/P</td>
<td>SPI Comm.</td>
<td>Bidirectional</td>
<td>Every 40µs</td>
</tr>
<tr>
<td>Master DSP</td>
<td>Slave DSP/C</td>
<td>SCI Comm.</td>
<td>Bidirectional</td>
<td>Every 120µs</td>
</tr>
<tr>
<td>Master DSP/C</td>
<td>PLC</td>
<td>Digital Line</td>
<td>Bidirectional</td>
<td>Every 100ms</td>
</tr>
<tr>
<td>Slave DSP/C</td>
<td>Slave DSP/P</td>
<td>SPI Comm.</td>
<td>Bidirectional</td>
<td>Every 40µs</td>
</tr>
<tr>
<td>Slave DSP/C</td>
<td>FPGA Board</td>
<td>SPI Comm.</td>
<td>Bidirectional</td>
<td>Every 40µs</td>
</tr>
<tr>
<td>FPGA Board</td>
<td>DC_VM</td>
<td>SCI Comm.</td>
<td>Unidirectional</td>
<td>Every 120µs</td>
</tr>
</tbody>
</table>

Fig. 14-c shows line-to-neutral voltage waveforms created by one of the CMCs for rated Q in both of the inductive and capacitive operation modes. Line current waveforms of each CMC would be as given in Fig. 14-b. Spikes superimposed on staircase voltage waveforms arise in the form of either an overshoot or undershoot at swapping instants. Their magnitudes may be $V_d$, $2V_d$, $3V_d$ or $4V_d$ as explained in [16]. These voltage waveforms show the success of digital implementation of waveform synthesizing and MSS methods employed in the sample FACTS application. A comparison of line-to-neutral voltage waveforms in Fig. 14 shows that voltage harmonics present in the AC voltages of CMCs are successfully filtered out primarily by the series filter reactors and secondarily by the leakage reactance of the coupling transformer.

A good current sharing has been obtained between parallel operated CMCs primarily by the digital control system and secondarily by the series filter reactors. This is because, the digital control system sends nearly the same modulation index (M) values to CMCs and keeps satisfactorily all the DC link capacitor mean voltages at required values with minimum deviations by successful implementation of load-angle ($\delta$) control and MSS method. M can be varied in discrete steps of 0.01. If the control system calculates an M value less than or larger than the step size, such as 3.524, some of the CMCs receive M=3.52 while the others receive M=3.53 in order to minimize the steady-state error in total Q produced by the T-STATCOM. Furthermore, the same series filter reactor ($L_{sr} = 2.5mH +2.0\%$) has been used for all CMCs. Reactive power and true RMS current sharings among five parallel operated CMCs are as shown in Fig. 13. The test is repeated for four, three and two parallel operated CMCs and sample results for nearly the maximum capacitive output power for each CMC (which is the worst case) are as given in Table V.

The variations in DC link capacitor voltages (n=5) in one phase of any CMC are recorded. A typical record (120µs sampled data) averaged over 20ms is as shown in Fig. 15-a. The mean voltage variations of the DC link capacitors only in the first H-bridges in phase-A, -B and -C of the same CMC are also recorded as shown in Fig. 15-b. These results show that the digital implementation of active power (P) controller and the MSS method yield perfect equalization of DC link capacitor voltages.

TABLE V
CURRENT AND MVAR SHARING AMONG M' NUMBER OF ACTIVE CMCs (CMC CURRENTS AND REACTIVE POWERS ARE MEASURED ON THE 10.5kV SIDE AND TOTAL QUANTITIES ARE MEASURED ON 154kV SIDE OF THE COUPLING TRANSFORMER)

<table>
<thead>
<tr>
<th>Number of active CMCs, m'</th>
<th>CMC1 A</th>
<th>CMC1 MVar</th>
<th>CMC2 A</th>
<th>CMC2 MVar</th>
<th>CMC3 A</th>
<th>CMC3 MVar</th>
<th>CMC4 A</th>
<th>CMC4 MVar</th>
<th>CMC5 A</th>
<th>CMC5 MVar</th>
<th>Total A</th>
<th>Total MVar</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>545.0</td>
<td>-10.0</td>
<td>520.7</td>
<td>-9.7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>67.0</td>
<td>-18.2</td>
</tr>
<tr>
<td>3</td>
<td>528.8</td>
<td>-10.0</td>
<td>515.1</td>
<td>-9.7</td>
<td>532.5</td>
<td>-10.1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>99.0</td>
<td>-26.8</td>
</tr>
<tr>
<td>4</td>
<td>527.0</td>
<td>-10.4</td>
<td>510.2</td>
<td>-10.0</td>
<td>515.2</td>
<td>-10.2</td>
<td>502.3</td>
<td>-9.9</td>
<td></td>
<td></td>
<td>131.0</td>
<td>-35.9</td>
</tr>
<tr>
<td>5</td>
<td>497.6</td>
<td>-10.1</td>
<td>511.3</td>
<td>-10.5</td>
<td>500.8</td>
<td>-10.2</td>
<td>510.9</td>
<td>-10.5</td>
<td>516.0</td>
<td>-10.6</td>
<td>160.0</td>
<td>-45.0</td>
</tr>
</tbody>
</table>
In order to test the performance of the T-STATCOM in transient state, \(Q_{ref}\) of the T-STATCOM is suddenly changed to give a variation in reactive power from +50MVAR to -50MVAR and then from -50MVAR to +50MVAR at PCC.

The reactive power variations in Fig. 16 (20ms averaged data) show the response of T-STATCOM against step changes in \(Q_{ref}\). Reactive power settles to its set value in 80-100ms time without making an overshoot or undershoot, resulting in an over-damped system.

The performance of the digitally implemented \(Q\) controller and the associated PI settings are found to be satisfactory in transmission system applications for Reactive Power Compensation or Terminal Voltage Regulation modes. On the other hand, much faster response could be obtained in the transient-state by adjustment of the PI parameters so as to obtain a critically-damped system response. The drawback of this approach would be the requirement of power semiconductors with higher current and voltage ratings in order to keep the operating point in the safe operating area of the chosen power semiconductors in the transient state.

V. CONCLUSION

This research work deals with the design and implementation of a multi Multi-DSP and -FPGA Based Fully-Digital Control System for Cascaded Multilevel Converters used in FACTS Applications.

The proposed system is composed of a DSP based master controller in combination with a multiple number of Slave DSP Boards, FPGA Boards, \(\mu\)controllers, a Programmable Logic Controller (PLC), an industrial
computer and their peripherals in interaction. Since the proposed control system is a general one, the design principles are applicable to m number of parallel operated CMCs each of which having n number of series HBs.

The proposed controller topology provides improved reliability, redundancy, modularity, ease in implementation and EMI immunity. By separating tasks between several DSPs and FPGAs, time is saved in the development of the necessary software. The digital control system also protects the most critical elements of the FACTS device according to principle of “first observe first act”.

The performance of the implemented system has been verified by extensive field tests conducted in the transmission substation where T-STATCOM has been installed. Field test results have shown that the proposed fully-digital control system provides good transient response and steady-state characteristics for the overall system including protection and monitoring functions.

In this research work, digital implementation of the PLL assumes nearly constant grid frequency and the over/under frequency protection feature acts whenever the frequency exceeds 50Hz ±0.5Hz range. For interconnected systems having recurrent frequency oscillations, it is recommended to develop and implement an adaptive PLL algorithm in order to avoid any possible disconnection of the FACTS device from the grid.

APPENDIX

| Table A.1 Switching angles generated by the Hybrid algorithm for some modulation index values |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| \( M \)         | \( \theta_1 \)  | \( \theta_2 \)  | \( \theta_3 \)  | \( \theta_4 \)  | \( \theta_5 \)  |
| 2.21            | 0.62437         | 0.83844         | 1.0600          | 1.3284          | 1.5696          |
| 2.22            | 0.6237         | 0.83719         | 1.0571          | 1.3242          | 1.5675          |
| 2.23            | 0.62304        | 0.83594         | 1.0543          | 1.3201          | 1.5654          |
| \vdots          | \vdots         | \vdots          | \vdots          | \vdots          | \vdots          |
| 4.22            | 0.13517        | 0.23131         | 0.41801         | 0.63206         | 1.0062          |
| 4.23            | 0.16041        | 0.20268         | 0.42266         | 0.62252         | 1.0017          |

REFERENCES


Technological Research Council of Turkey (TUBITAK) in Ankara, Turkey. His areas of research include renewable energy, and Supervisory Control and Data Acquisition systems.

Cem Özgür GERÇEK (S’04) received the B.Sc. and M.Sc. degrees in electrical and electronics engineering from the Middle East Technical University (METU), Ankara, Turkey, respectively in 2004 and 2007, where he is currently working towards the Ph.D. degree on control issues of Transmission STATCOM systems. He was a research assistant in Electrical and Electronics Engineering Department of METU, Ankara, Turkey between 2004 and 2006. He is currently a Senior Researcher in the Power Electronics Department of Space Technologies Research Institute, the Scientific and Technological Research Council of Turkey (TUBITAK) in Ankara, Turkey. His areas of research include FACTS devices, reactive power compensation systems and power quality issues.

Burhan GULTEKIN (S’03) received the B.Sc. and M.Sc. degrees in electrical and electronics engineering from the Middle East Technical University, Ankara, Turkey, respectively in 2000 and 2003, where he is currently working towards the Ph.D. degree. He is working for Power Electronics Department in Space Technologies Research Institute, the Scientific and Technological Research Council of Turkey (TUBITAK), as a Chief Senior Researcher and currently as the Head of the Power Electronics Department. His areas of research are reactive power compensation systems, system design and protection, and power quality issues. He received the “Outstanding Paper Award” from the Metal Industry Committee of the IEEE Industry Applications Society in 2009.

Muammer ERMIS (M’99) received the B.Sc., M.Sc., and Ph.D. degrees in electrical engineering from the Middle East Technical University (METU), Ankara, Turkey, in 1972, 1976, and 1982, respectively, and the M.BA. degree in production management from Ankara Academy of Commercial and Economic Sciences, Ankara, Turkey, in 1974. He is currently a Professor of Electrical Engineering at METU. His current research interest is electric power quality. Dr. Ermis received the “The Overseas Premium” paper award from the Institution of Electrical Engineers, U.K., in 1992, and the 2000 Committee Prize Paper Award from the Power Systems Engineering Committee of the IEEE Industry Applications Society. He was also the recipient of the 2003 IEEE PES Chapter Outstanding Engineer Award. He received the “Outstanding Paper Award” from the Metal Industry Committee of the IEEE Industry Applications Society in 2009.

Isik ÇADIRCI (M’98) received the B.Sc., M.Sc., and Ph.D. degrees in electrical and electronics engineering from the Middle East Technical University, Ankara, Turkey, in 1987, 1988, and 1994, respectively. She is currently a Professor of electrical engineering at Hacettepe University, Ankara. Her areas of interest include power quality, electric motor drives, and switch-mode power supplies. Dr. Çadirci was a recipient of the Committee Prize Paper Award from the Power Systems Engineering Committee of the IEEE Industry Applications Society in 2000, the IEEE Industry Applications Magazine Prize Paper Award, Third Prize, in 2007, and the Outstanding Paper Award from the Metals Industry Committee of the IEEE Industry Applications Society in 2009.